

DRAWN:
<Drawn By>

CHECKED:
<Checked By>

QUALITY CONTROL:
<QC By>

RELEASED:
<Released By>

DATE:
<Drawn Date>

DATE:
<Checked Date>

DATE:
<QC Date>

DATE:
<Release Date>

CODE:
<Code>

SIZE:
A0

DRAWING NO:
<Drawing Number>

REV:
<Revision>

SCALE:
<Scale>

SHEET: 19


COMPANY:
LC

TITLE:
CX880

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

SCALE: <Scale>	SHEET: 26 19
----------------	--------------

REVISION RECORD			
LTB	REV NO	APPROVED	DATE



Schematic design notice of "12_BB_2" page.

Note 13-1: Default resistor of "SSUSB_VRT" can be NC if internal USB VRT is applied.

Note 13-2: Connect the the NC pins of CSI to GND

Note 13-3: The GPIO250 can't have external pull-up. 'C2K DROP_ZONE' output indicator is not allow to have external pull-up.

Note 13-4: The I/O type of I2C6/7 is push-pull; External pull-up is required if I2C6/7 slave devices can only support open-drain.

Note 13-5: The GPIO249 features I/O trap in system bootup that must be pulled down.

COMPANY: LC

TITLE: CX880


DESIGN	DATE	CODE	SIZE	DRAWING NO.	REV
<Drawn By>	<Drawn Date>				
CHECKED	DATED				
<Checked By>	<Checked Date>				
QUALITY CONTROL	DATED				
<QC By>	<QC Date>				
RELEASED	DATED				
<Released By>	<Release Date>				

<Code> A0 <Drawing Number>Revision>

SCALE: <Scale> SHEET: 6/ 19

REVISION RECORD			
CTR	ECO NO.	APPROVED	DATE

VPROC Buck




Schematic design notice of "22_POWER_2+2PHASE_BUCK" page.

Note 22-1: Buck EN is controlled by SRCLKEN0 or I2C

2-Phase Buck

FAN5355 / Buck I2C address: 0X60 (Write:0xC0, Read:0xC1)




Schematic design notice of "23_POWER_VGPU" page.

Note 23-1: FAN5355's EN pin is driven by MT6351.

Buck for VDRAM

FAN53526 / Buck I2C address: 0X60 (Write:0xC0, Read:0xC1)



Schematic design notice of "23_POWER_VGPU_VM" page.

Note 23-2: BOM option to select MT6351's VGPU or 3rd party PMIC as VDRAM (1.2V) power

	U2302	PL2302	C2303	C2304	R2301	R2302
MT6351's VGPU as VDRAM	NC / DNI	NC / DNI	NC / DNI	NC / DNI	NC / DNI	NC / DNI
3rd party PMIC as VDRAM	FAN53526	0.47uF	0.1uF	4.7uF	4.7K	4.7K


Note: NC / DNI = No connect / Do not install.

Note 23-3: Use pin muxed I2C-1 to control FAN53526 since its I2C base address is 0x60 same as VGPU and MHL.

Note 23-4: FAN53526's EN pin is driven by MT6351.

Companion Buck/Boost

FAN49101 / Buck-boost I2C address: 0X70 (Write:0xE0, Read:0xE1)





Schematic design notice of "24_POWER_THIRD-PARTY" page.


Note 24-1: If R709=0ohm,R710 NC,R5109=0ohm: MT6605 can't support card mode function when phone off (quick boot disable)
If R709=NC,R710=0ohm,R5109=0ohm: MT6605 can support card mode function when phone off(quick boot disable)

COMPANY: LC			
TITLE: 20_POWER_MT6328			
CODE:	SIZE:	DRAWING NO:	REV:
<Code>	A0	<Drawing Number>	<Revision>
SCALE:	<Scale>	SHEET: 19	


REVISION RECORD			
LT#	ECO NO.	APPROVED	DATE



Type-C





SW Charger / Power Path



COMPANY				LC			
TITLE				CX880			
DRAWN	<Drawn By>	DATE	<Drawn Date>	CODE	SIZE	DRAWING NO.	REV.
CHECKED	<Checked By>	DATE	<Checked Date>				
QUALITY CONTROL	<QC By>	DATE	<QC Date>	<Code>	A0	<Drawing Number>	<Revision>
RELEASED	<Released By>	DATE	<Release Date>	SCALE	<Scale>	SHEET	8 19


REVISION RECORD			
LTB	ECO NO.	APPROVED	DATE




COMMAN			
TITLE			
CX880			
CODE	SIZE	DRAWING NO.	REV.
<Code>	A0	<Drawing Number>	<Revision>
SCALE	<Scale>	SHEET: 19	

DRAWN	<Drawn By>	DATE	<Drawn Date>
CHECKED	<Checked By>	DATE	<Checked Date>
QUALITY CONTROL	<QC By>	DATE	<QC Date>
RELEASED	<Released By>	DATE	<Release Date>


REVISION RECORD			
LT#	REASON	APPROVED	DATE



Power Net Connection



Thermister / To sense board level temperature




COMPANY: LC			
TITLE: CX880			
REASON: <Drawn By>	DATE: <Drawn Date>		
CHECKED: <Checked By>	DATE: <Checked Date>		
QUALITY CONTROL: <QC By>	DATE: <QC Date>		
RELEASED: <Released By>	DATE: <Release Date>		
CODE: <Code>	SIB: A0	DRAWING NO: <Drawing Number>	REV: <Revision>
SCALE: <Scale>		SHEET: 40 19	


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

DPDT SWITCH


Single Ant DP18T TXM/double Ant 3P18T TXM




B34 /B39 PRX




B1 TRX

 1.8×1.4 


B2 TRX

 1.8×1.4 


B3 TRX

 1.8×1.4 


B5 TRX / BC0

 1.8×1.4 

B7 TRX


 1.8×1.4 

B8 TRX









 1.8×1.4 

		COMPANY:		LC	
		TITLE:		CX880	
DRAWN: <Drawn By>	DATED: <Drawn Date>				
CHECKED: <Checked By>	DATED: <Checked Date>				
QUALITY CONTROL: <QC By>	DATED: <QC Date>				
RELEASED: <Released By>	DATED: <Release Date>				
		CAGE:	SIZE:	DRAWING NO:	REV:
		<Code>	A0	<Drawing Number>	<Revision>
		SCALE: <Scale>	SHEET: 4d 19		


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



FDD




		COMPANY: LC			
		TITLE: CX880			
DRAWS: <Drawn By>	DATED: <Drawn Date>				
CHECKED: <Checked By>	DATED: <Checked Date>	CODE:	SIZE:	DRAWING NO:	REV:
QUALITY CONTROL: <QC By>	DATED: <QC Date>	<Code>	A0	<Drawing Number>×Revision	
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	SHEET 02 19		



Schematic design notice of "40_MEMORY_eMMC" page.


Note 40-1: For eMMC 5.0/5.1, connect eMMC's H6 & T5 pin to GND.

For eMMC 4.5, check eMMC's H6 & T5 is real no connection (NC).









Wifi & GPS & FM

REVISION RECORD			
LTR	ECO NO.	APPROVED:	DATE:



COMPANY: LC			
TITLE: CX880			
DRAWN: <Drawn By>	DATE: <Drawn Date>		
CHECKED: <Checked By>	DATE: <Checked Date>		
QUALITY CONTROL: <QC By>	DATE: <QC Date>		
RELEASED: <Released By>	DATE: <Release Date>		
CODE: <Code>	SIZE: A0	DRAWING NO: <Drawing Number>	REV: <Revision>
SCALE: <Scale>		SHEET: 14 19	


REVISION RECORD			
LTR	ECD NO:	APPROVID:	DATE:



		COMMENTS: LC			
		TITLE: CX880			
DRAWN: <Drawn By> DATED: <Drawn Date>					
CHECKED: <Checked By> DATED: <Checked Date>		CODE:	SIZE:	DRAWING NO:	REV:
QUALITY CONTROL: <QC By> DATED: <QC Date>		A0 <Drawing Number>×Revision			
RELEASED: <Released By> DATED: <Released Date>		SCALE: <Scale>		SHEET: 16 19	

REVISION RECORD			
LTB	ECO NO.	APPROVED	DATE

Power Key




Schematic design notice of "65_PERI_Dual_SIM_ICUSB_KEYPAD" page.


Note 65-1: DO NOT put pull-up resistor on PWRKEY

Note 65-2: Volume Up : HOME Key / GND
Volume Down : (KPROW0/KPCOL0) or KPCOL0 / GND

SIM1& T Card



Switch



COMPANY: LC







TITLE: CX880

DESIGN: <Drawn By>	DATE: <Drawn Date>	CODE	SIZE	DRAWING NO.	REV.
CHECKED: <Checked By>	DATE: <Checked Date>				
QUALITY CONTROL: <QC By>	DATE: <QC Date>				
RELEASED: <Released By>	DATE: <Release Date>				


<Code> A0 <Drawing Number×Revision>

SCALE: <Scale> SHEET: 19

REVISION RECORD			
LT#	ECO NO.	APPROVED	DATE



MARK POINT



DRAWN				CHECKED				RELEASED			
<Drawn By>				<Checked By>				<Released By>			
<Drawn Date>				<Checked Date>				<Release Date>			
QUALITY CONTROL				SCALE: <Scale>				SHEET 00 19			
CODE				SIZE				DRAWING NO.			
<Code>				A0				<Drawing Number>Revision>			